

METHOD AND SYSTEM FOR HIGH-SPEED PROCESSING IPSEC SECURITY  
PROTOCOL PACKETS

ABSTRACT

5

10  
15  
20  
A packet processing system is embodied on an ASIC is optimized for processing IPsec security protocol packets in a hardware configuration. Embedded RISC processors operate with hardware support modules providing for IPsec packet processing at OC24 data rates and greater. IPsec packets are received through a streaming interface and buffered in an external memory. When the entire packet is in external memory, portions are buffered in a local memory for crypto-processing. As portions of the packets complete processing, the portions are buffered to an output portion of the external memory associated with the channel. When an entire packet completes processing, portions are buffered to a local memory for streaming. The hardware accordingly reduces the involvement of the RISC processors and significantly increases channel throughput providing for high-speed IPsec packet processing.

"Express Mail" mailing label number: EL721274891US  
Date of Deposit: June 13, 2001

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to BOX PATENT APPLICATION the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.